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Abstract– Through-Silicon-Via (TSV) is one of the most promising technologies to realize 3D Integrated Circuits (3D-ICs).
However, the reliability issues due to the low yield rates and the sensitivity to thermal hotspots and stress issues are
preventing TSV-based 3D-ICs from being widely and efficiently used. To enhance the reliability of TSV connections, using
error correction code to detect and correct faults automatically has been demonstrated as a viable solution. This paper
presents a 2D Parity Product Code (2D-PPC) for TSV fault-tolerance with the ability to correct one fault and detect, at least,
two faults. In an implementation of 64-bit data and 81-bit code-word, 2D-PPC can detect over 71 faults, on average. Its
encoder and decoder decrease the overall latency by 38.33% when compared to the Single Error Correction Double Error
Detection code. In addition to the high detection rates, the encoder can detect 100% of its gate failures, and the decoder
can detect and correct around 40% of its individual gate failures. The squared 2D-PPC could be extended using orthogonal
Latin square to support extra bit correction.
Keywords– Fault-Tolerance, Error Correction Code, Through Silicon Via, Product Code, Parity.
1 Introduction
Through-Silicon-Vias (TSVs) serve as vertical wires be-
tween two adjacent layers in Three Dimensional In-
tegrated Circuits (3D-ICs). Thanks to their extremely
short lengths, their latency are low which could offer
extremely high speeds of communication [1, 2]. In fact,
the authors in [2] presented a 20 GHz TSV model
that offers up to 10 Gbps input signals. Moreover, as
a 3D-IC technology, TSV-based ICs can have smaller
footprints despite the TSV’s overheads [3], and lower
power consumption thanks to the shorter wires [4].
Despite the aforementioned advantages, reliability
has been a major concern of Through-Silicon-Vias due
to their low yield rates [5, 6], vulnerability to thermal
and stress, and the crosstalk issues of parallel TSVs [7–
9]. In a 3D-DDR3 memory implementation [6], the
statistics show that the defect rate of TSVs is nearly
0.63%. Defects on TSVs can occur in both random
and cluster distributions [10] which create concerns
about their fault-tolerance capabilities. Because of the
natural parallel structure, TSVs also face the crosstalk
challenge [11, 12]. Furthermore, the difference in ther-
mal expansion coefficients of materials and temperature
variations between two layers, which has been reported
to reach up to 10°C [13], could lead to stress issues. To
enhance the reliability of TSVs, there are three main
approaches: (i) hardware fault-tolerance such as cor-
rection circuits [14], redundancies [10], reliability map-
ping [8]; (ii) information redundancy such as coding
techniques [11, 15, 16] or re-transmission request [17];
or (iii) algorithm-based fault-tolerance [18–20]. Built-
in-self-test (BIST) [21, 22] and external testing [23, 24]
techniques are also proposed to help the system to
determine whether a TSV has a defect.
Although numerous methods have been proposed
to solve the reliability issues of TSVs, there are several
problems that remain a challenge for designers. First,
the redundancy-based method does not always support
fault detection. Consequently, the system may require
dedicated testing techniques. Even after correction,
there is no guarantee that the recovered TSVs are
healthy; so, on-line detection has become important for
safety-critical applications. Second, a testing process
using BIST [21, 22] or external testing [23, 24] usually
cause interruptions of the system’s operations and may
lead to a considerable area cost and power consumption
if the testing is performed in an on-chip and on-line
manner. Third, besides simple coding techniques such
as Parity, Hamming [15] or SECDED [16] (Single
Error Correction, Double Error Detection), other
coding techniques such as Reed-Solomon or BCH
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are complicated making them unsuitable for high-
frequency TSVs. On the other hand, the detection rates
of SECDED or Hamming are low (one and two faults)
which may lead to silent faults if multiple TSVs are
failing. For instance, Hamming and SECDED can detect
at most one and two faults, respectively. The exception
is Orthogonal Latin Square Code (OLSC) [25] which
provide low latency and modular design. However,
OLSC does not provide extra detectability.
Because TSVs can operate at extremely high speeds, a
simpler coding technique could be helpful for quickly
correcting the occurred faults. Instead of detecting a
limited number of faults, this coding technique should
alert the system when multiple faults occur. This could
help the system deciding how to perform the testing
in order to understand the defect patterns or using
algorithm-based methods to avoid the defected regions.
Therefore, in this paper, we propose a new coding
method named Two Dimensional Parity Product Code
(2D-PPC) which is specially designed for correcting and
detecting faults in TSV-based links. This work was pre-
sented in part at APPCAS 2019 [26]. The contributions
of this paper are as follows:
• 2D Parity Product Code (2D-PPC) offers one-bit
correction and at least two bits detection. With
the same with of two dimension, 2D-PPC could
be consider as an extended version of Orthogonal
Latin Square code [25]. A Monte-Carlo simula-
tion shows that 2D-PPC could detect an extremely
higher number of bit-flips.
• Light-weight design of the proposed 2D-PPC’s
encoder and decoder. Design of 2D-PPC shows
lower delay values than Hamming and SECDED.
Even with 64 data bit-width, the delay sum of the
encoder and decoder is 1.40 ns which is reasonably
small. Moreover, the encoder has the ability to self-
detect faults on its own circuit.
• The complexity and delay function of the encoding
and decoding processes are presented. Here, the
delay complexity is only O(log2(
√
n)) while it is
O(log2(n)) for Hamming and SECDED (n is the
input’s bit-width).
The organization of this paper is as follows: Section 2
reviews the existing literature on coding techniques and
TSV fault-tolerances. Section 3 presents the proposed
2D-PPC. Section 4 provides the evaluation environment
and results. Finally, Section 5 concludes the paper.
2 Related Works
As previously mentioned, we can classify the TSV
fault-tolerance into three main approaches: hardware-
based, information redundancy, and algorithm-based.
This section aims to briefly discuss these approaches in
addition to the works conducted for TSV testing.
For the hardware-based fault-tolerance, there are
three basic ideas: correction circuits [14], redun-
dancy [10, 27] and reliability mapping [8, 20]. In [14],
the authors presented a correction circuit for timing vio-
lation correction where long latency or highly dropped
voltage TSVs are corrected using a dedicated circuit (a
comparator for raising the voltage). Despite bringing
several benefits, this technique is limited in terms of
correctability. Using redundancies [27] to replace the
failed ones entirely is also a common method. When a
TSV is failed, the system maps its signals to a healthy
spared TSV. Finally, reliability can be further enhanced
with fault-tolerant mapping awareness. For instance,
Ye et al. [8] use a mapping technique to put TSVs’
positions during the layout process which can enhance
the fault-tolerance technique.
Another fault-tolerance method is to use information
redundancy. In other words, to be able to detect and
correct faults, a code-word with redundant bits is used
instead of the original data in the channels. Hamming
code [15], which can detect and correct one faulty bit,
is apparently the most important coding technique.
SECDED by Hisao [16] is also extremely useful with
the help of HARQ (Hybrid-Automatic Retransmission
Request) mechanism. SECDED can detect two faults in
a flit which could be re-transmitted for further correc-
tion as HARQ. In [28] and [29], authors present several
variations of Hamming code using specified matrices
which can correct two or even three adjacent fault bits.
Thanks to their simple XOR functions, these codes are
definitely simple and suitable for high-speed circuits;
however, they have a limited number of detectable
faults. In [26, 30–32], the authors have investigate the
method to detect and localize multiple faults that over-
come the limitation of ECCs. On the other hand, to
tackle the cross-talk effect, Crosstalk Avoidance Code
could be used [11]. Since using a dedicated coding tech-
nique seems inflexible, using an adaptive coding could
be a suitable solution. In [17], packets are structured
in 2D arrays and a Hamming code is used to correct a
flit (column). When the decoder fails to correct the flit
because of extra faulty bits, extra hamming codes for
each index (row) are used. Therefore, the system can
further correct faulty bits. Also, there are several pow-
erful block coding methods such as Reed-Solomon [33]
or Bose-Chaudhuri-Hocquenghem code [34] to help
handle more faults; however, their calculations are too
complicate which could lead to significant amount of
area and power consumption.
When even hardware-based or information redun-
dancy fail to correct the TSV failures, algorithm-based
methods can help correct the communication at a
higher level. For instance, fault-tolerant routing algo-
rithms [18] could help 3D-NoCs work around faulty
vertical links inside the network. Work in [20] presents
a sharing algorithm method to adapt the network to
the occurrences of cluster defects.
Besides fault-tolerance, fault-detection is also critical
to help the system understand the faulty status. There
are two in-field testing methods: Built-in-self-test (BIST)
and external testing, in addition to two phases of
manufacturing test: pre-bond and post-bond. In [21, 22],
the authors presented other methods of TSV BIST for
pin-hole and void defects. Probing before bonding with
external testing [23, 24] is also helpful to improve the
overall yield rate.
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3 2D Parity Product Code
This section presents the proposed 2D Parity Product
Code (2D-PPC). It is based on the Product-Code [26, 35,
36] approach and exploits the natural 2D array place-
ment of TSVs. We first present the TSV organization
and then the fault types are considered. The following
parts demonstrate the encoding and decoding pro-
cesses with equivalent circuits. Finally, we discuss the
correctability and detectability of the coding technique.
3.1 Fault Consideration
In this work, we mainly consider transient faults
(soft error), open and short defects. Further impacts
by crosstalk and stress issues could be detected and
corrected if their behaviors match with the proposed
fault model. Besides TSV’s defects, faults on encoders
and decoders are also considered in order to assess the
system’s overall reliability. The distribution of faults is
defined as random.
3.1.1 Transient faults: Transient faults or soft errors
are caused mainly by electromagnetic interference, cos-
mic rays [37], and alpha particles [38]. Notably, tran-
sient faults are reportedly occurred every 103 to 106 bits
in aerospace applications [39]. This kind of faults is also
increasingly affecting semiconductors as feature size is
shrinking and operating voltages are reducing. Even
the upper layers of the 3D-ICs act as natural shields
from outside factors (i.e. cosmic rays), the faults are
not entirely prevented.
3.1.2 Crosstalk effect: Since TSVs are placed in parallel
between two adjacent layers, crosstalk has become a
major effect. This effect is even more critical than 2D
wires because a victim TSV could be affected by at
most eight neighboring aggressors in 3D-ICs instead of
two in 2D-ICs. Crosstalk may cause delays in voltage
transition or even changing voltages without real driven
transitions.
3.1.3 Permanent faults: There are two types of perma-
nent defects: manufacturing defects and operating de-
fects. Due to the imperfection during the manufacturing
process, the permanent TSV defects are more frequent
than other types of faults. TSV defects are usually of
leakage (short), open (void), or bridge types [21, 40].
A TSV could be shortened to ground or Vdd which
cause stuck-at faults. A bridge defect between two or
more TSVs prevents them from transmitting different
values at the same time. An open defect on a TSV
increases its resistance which electrically disconnects its
terminals or causes a transition delay. Aging, process
variation or even temperature variation, which cause
stress issues, could further increase the fault probabil-
ities. Besides manufacturing defects, operating defects
are also a considerable issue of TSV-based 3D-ICs. Due
to the high temperature of 3D-ICs, other fault factors
such as Electro-Migration, Time-Dependent-Dielectric-
Breakdown, etc. are accelerated. Thermal Cycling is
also another fault source due to the high difference in
temperature between layers.
Figure 1. Inter-layer communication architecture: TX and RX stand
for transmitter and receiver modules, respectively.
3.1.4 Fault modeling: Regarding behavior, we mod-
eled the possible faults as stuck-at faults. For instance,
the output logic value of a TSV is stuck to ‘0’ or ’1’.
These behaviors are generally applied to soft errors
as single event upset. The permanent defects could be
physically modeled as RC models where the open and
short resistances play important roles in their opera-
tions [27]. Delays caused by crosstalk and permanent
faults could violate the timing constraints leading to
sample the old values or metastability phenomenon
could occur. This behavior is extremely hazardous for
digital circuits and needs to be addressed appropriately
using dedicated circuits [14, 41]. For a simple fault
model, we use stuck-at faults for these type of faults.
3.2 TSV Organization
Assuming that a group of TSVs is organized in a 2D
array of M× N, as shown in Figure 1. Originally, a set
of TSVs is organized as follows:
TSVs =

T0,0 T0,1 . . . T0,N−1
T1,0 T1,1 . . . T1,N−1
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TM−1,0 TM−1,1 . . . TM−1,N−1
 , (1)
where Ti,j represents a TSV in the ith row and the jth
column. As a product-code, for each row i and column
j, we add an array of row parity-bits TSVs (CRi) and an
array of column parity-bits TSVs (CCj). Then, there is
an extra TSV CU for the ultimate check bits. The coded
TSVs are as follows:
Coded_TSVs =

T0,0 . . . T0,N−1 CR0
T1,0 . . . T1,N−1 CR1
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TM−1,0 . . . TM−1,N−1 CRM−1
CC0 . . . CCN−1 CU
 .
(2)
Even when a group TSVs is not organized as a two
dimensional array, we still can manage its data in a 2D
array to apply the proposed technique. For instance, a
group of 15 TSVs can be considered as a 4× 4 group
with one dummy value.
3.3 Encoding
For each transmission, a TSV Ti,j sends a bit bi,j, CRi
sends a row-parity bit ri, CCj sends a column-parity
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bit cj and CU sends an ultimate-parity bit u which is a
member of a coded flit F:
Fk =

b0,0 b0,1 . . . b0,N−1 r0
b1,0 b1,1 . . . b1,N−1 r1
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
bM−1,0 bM−1,1 . . . bM,N−1 rM−1
c0 c1 . . . cN−1 u
 , (3)
where
ri = bi,0 ⊕ bi,1 ⊕ · · · ⊕ bi,N−1,
cj = b0,j ⊕ b1,j ⊕ · · · ⊕ bM−1,j,
ur = r0 ⊕ r1 ⊕ · · · ⊕ rM−1,
uc = c0 ⊕ c1 ⊕ · · · ⊕ cN−1,
u = ur = uc = ⊕N−1i=0 ⊕M−1j=0 (bi,j).
(4)
Note that the symbol ⊕ stands for XOR function. This
is also a self-detecting circuit where the bit u can be
obtained by two separate equations (ur and uc). If there
is a fault in their XOR functions, the two equations may
give different ur and uc values. Therefore, the encoder
can detect a failure by comparing:
Enc_Error =
{
1, if ur 6= uc,
0, otherwise.
(5)
If Enc_Error is equal to ‘1’ in a short period of time,
there is a transient fault. If this behavior continues for
a long period or frequently occurs, a permanent fault
can be detected. The self-detection ability is verified and
discussed in Section 4.4.
The architecture of 2D-PPC encoders is shown in
Figure 2 where the Row Encoder, Col. Encoder, and Ulti.
Encoder are for encoding the rows, columns and ulti-
mate bits, respectively. These encoders share the same
parity encoder architecture (known as XOR-tree), as
shown in Figure 3. The Enc_Error signal for informing
the faulty status of the encoding process is obtained
by comparing uc and ur. If designers do not desire to
detect faults on the encoder, this signal can be simply
removed to reduce the area cost (one XOR-tree and one
XOR gate). The coding rate (CR) of 2D-PPC(N × M)
with N rows and M columns is defined as:
CR =
MN
(M + 1)(N + 1)
. (6)
The expected number of gates (G) and expected delay
(τ) of the encoding process is shown in Equation (7) and
Equation (8), respectively.
GencoderXOR_2X1 = 2MN − 1 (7)
τencoderDout =

τXOR_2X1 × (ceil(log2(max(M, N)))
+ceil(log2(M)))) if u = ur
τXOR_2X1 × (ceil(log2(max(M, N)))
+ceil(log2(N)))) if u = uc
τencoderEnc_Error = 2× τXOR_2X1 × ceil(log2(max(M, N)))
(8)
From Equation (7) and Equation (8), with a given n
bit (M = N =
√
n), the area cost and delay complexity
Figure 2. 2D-PPC Encoder Architecture.
Figure 3. Parity architecture using XOR tree.
are O(n) and O(log2(
√
n)), respectively. In compari-
son, Hamming’s and SECDED’s area cost and delay
complexities are O(n) and O(log2(n)). This means 2D-
PPC provide better scalability in terms of delay.
3.4 Decoding
By using parity checking, the decoder can find the
column and row indexes of the flipped bit. The parity
equations are as follows:
sri = bi,0 ⊕ bi,1 ⊕ · · · ⊕ bi,N−1 ⊕ ri,
scj = b0,j ⊕ b1,j ⊕ · · · ⊕ bN−1,j ⊕ cj,
srN = r0 ⊕ r1 ⊕ . . . rM−1 ⊕ u,
scM = c0 ⊕ c1 ⊕ . . . cN−1 ⊕ u.
(9)
The outputs of Equation (9) are two arrays of parity
column (sc) and parity row (sr). If there is one or no
flipped bit, the decoder can correct it using a masked:
Mask =

m0,0 . . . m0,N−1 m0,N
m1,0 . . . m1,N−1 m1,N
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
mM−1,0 . . . mM−1,N−1 mM−1,N
mM,0 . . . mM,N−1 mM,N
 , (10)
where
mi,j =
{
1, if sri == 1 and scj == 1,
0, otherwise.
(11)
For each received flit F̂k, the corrected flit Fk is
obtained by:
Fk = F̂k ⊕Mask. (12)
The decoder fails to correct when there are two or
more faults. In this fashion, the decoder sends a NACK
signal and a hybrid automatic retransmission request
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(HARQ) is used to perform correction. To support
HARQ, the decoder has to detect the occurrence of
faults by summarizing the number of flipped bits in
row and column as follows:
f r =
N+1
∑
i=0
sri,
f c =
M+1
∑
i=0
sci,
NACK = ( f r ≥ 2) OR ( f c ≥ 2).
(13)
Note that the above equations require adders and
comparators which are probably over-complicated for
high-speed coding techniques. To simplify the calcula-
tion of NACK, decoders can simply check either sc or sr
if they are not all-zeros or one-hot values. For instance,
with M = 4 and N = 3, f r, f c, and NACK can be
expressed as:
f r = ¬ (sr0sr1sr2sr3 + sr0sr1sr2sr3
+ sr0sr1sr2sr3 + sr0sr1sr2sr3
+ sr0sr1sr2sr3)
f c = ¬ (sc0sc1sc2 + sc0sc1sc2 + sc0sc1sc2
+ sc0sc1sc2)
NACK = f r + f c
(14)
Figure 4 shows the architecture of the decoder. Sim-
ilarly to the encoder, there are modules using XOR-
trees (Col. Decoder and Row Decoder). Then, two arrays
sr and sc are used for masking the faults. By taking
the sum the number of faults in rows and columns
(∑ Row Faults and ∑ Col. Faults), the decoder can
determine whether there are multiple faults occurrence.
The NACK signal is used for retransmission using the
HARQ protocol.
The expected number of gates (G) and delay (τ) of
the decoding process are shown in Equation (15) and
Equation (16), respectively. Note that the synthesizer
could pick different gates with multiple inputs to opti-
mize the area and timing.
GdecoderXOR_2X1 = M(N + 1) + N(M + 1) + MN
GdecoderINV = N + M + 2
GdecoderAND_2X1 = (N + 2)N + (M + 2)M
GdecoderOR_2X1 = M + N
(15)
τdecoderMask = τXOR_2X1 × ceil(log2(max(M + 1, N + 1)))
τdecoderDout = τ
decoder
M + τXOR_2X1
τdecoderSum_Faults = τINV + ceil(log2(max(M + 1, N + 1))))
× (τAND_2X1 + τOR_2X1)
τdecoderNACK = τ
decoder
M + τ
decoder
Sum_Faults + τOR_2X1
(16)
From Equation (15) and Equation (16), with a given n
bit (M = N =
√
n), the area cost and delay complexity
are O(n) and O(log2(
√
n)), respectively. In compari-
son, both of Hamming’s and SECDED’s area cost and
delay complexities are O(n) and O(log2(n)).
Figure 4. 2D-PPC Decoder Architecture.
Figure 5. Undetectable pattern of 2D-PPC.
3.5 Correctability and Detectability
In general, 2D-PPC can ensure the ability to correct
one and detect two flipped bits. However, if there are
more than two flipped bits, 2D-PPC also has chances to
detect them. For instance, three flipped bits with index
(1,1), (2,3), and (0,4) of a 2D-PPC (6× 6) results in a row
check sr = 000111 and a column check sc = 011010. By
determining that the sr and sc values have multiple bits
‘1’ (Equation (13) or (14)), the decoder can detect more
than two faults.
Although 2D-PPC can detect more than two faults,
there is a weak point in its detection approach that
always prevents it from detecting three faults. For
instance, if bits with indexes (i, j), (i, k) and (l, j) are
flipped, both cri and scj are ‘0’ which make the decoder
fails to detect while both cck and srl could be ‘1’. This
syndrome makes the decoder understand that there is
one fault and corrects the bit bl,k. Figure 5 shows a
simple illustration of such a case. In this case, a 2D-
PPC (6× 6) having three flipped bits with index (1,1),
(1,3) and (4,1) is decoded to have sc = 001000 and
sr = 001000. Because the flipped bits belong to the
same row and column, the parity check bit (sc and
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Figure 6. Extending 2D-PPC using orthogonal Latin square.
sr) is calculated as correct. However, because row 3
and column 3 are determined as having flipped bit, the
decoder determines that bit (3,3) is flipped.
Despite this behavior, 2D-PPC still ensures the detec-
tion of at least two faults which is similar to SECDED
and better than Hamming. If we consider that the
fault distribution is stochastic, the probability of a TSV
having a defect is Pf ,TSV . The probability of having
a failed set of three TSVs in the aforementioned case
is: P = P3f ,TSV
4MN
(M+1)2(N+1)2 . Since Pf ,TSV  1 and
4MN
(M+1)2(N+1)2 < 1, the probability of having the un-
detectable case is relatively small. The Monte-Carlo
simulation of fault detection is presented in Section 4.1
to investigate the detection capacity of the coding tech-
nique.
3.6 Extending 2D-PPC using Orthogonal Latin Square
In order to correct more faults, we could extend 2D-
PPC based on orthogonal Latin square. Note that it
will limit the shape of 2D-PPC to square (M = N).
In [42], the authors implement the low power OLSC
using the orthogonal Latin square matrices for encod-
ing and decoding. Obviously, squared 2D-PPC (M = N)
without u bit is a case of OLSC. There are two extension
using orthogonal Latin square: (1) to provide extra bit
correction and (2) to break the undetectable pattern.
3.6.1 Correct extra bits: Therefore, by using additional
orthogonal Latin square matrices, we could extend 2D-
PPC to correct more faults.
Figure 6 shows the method to extend using orthogo-
nal Latin square. The Matrix-0 and Matrix-1 is used in
the baseline version of 2D-PPC where the parity bits are
the result of calculating parity of columns and rows . To
have different coding, Matrix-2 and Matrix-3 are used.
In OLSC, to correct T faults (T < M), it requires 2T
matrices and 2MT parity bits. Because of its modularity,
applying this method does not affect the delay and
area cost complexity. It also reserve the feature of self-
detection by using u bit.
Although this method of extension could provide
extra correct bits, the area overhead due to adding more
TSVs is unreasonable.
3.6.2 Breaking the undetectable pattern: We also could
observe that the design for Matrix-2 and Matrix-3 is
identical to the original matrices of 2D-PPC. While
the original matrix could be limited the undetectable,
simply switching the different matrices could break this
pattern. The extra cost and latency are only M × N
multiplexers and a MUX 2:1 delay, respectively.
4 Evaluation
The 2D-PPC circuit is designed in Verilog-HDL with
45 nm process technology. The design is implemented
using EDA tools by Synopsys. A software version of
2D-PPC is also implemented using Python. We first
compare the 2D-PPC with other coding techniques in
terms of coding rates and complexity function. Here,
we choose SECDED and Hamming codes which are the
two most well-known and well-used coding techniques.
Then, the real implementation results are presented and
compared. Also, we compare the energy per bit of the
proposed design. The self-checking and self-correction
ability of the encoder and decoder is presented later.
4.1 Coding Performance
Figure 7 summarizes the coding rates of 2D-PPC
and compares them to Hamming and SECDED codes.
Coding rate is the useful (or non-redundant) proportion
of the codeword. 2D-PPC has lower coding rate while
giving a similar ability as it can correct one fault and
detect at least two faults. However, as we previously
discussed, 2D-PPC can perform the detection of more
than two flipped bits.
In order to study the detection ability of 2D-PPC,
we perform a 10,000 cases Monte-Carlo simulation
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Figure 8. 2D-PPC detection ability evaluation.
represented in Figure 8. Monte-Carlo simulation is per-
formed by randomizing the fault position in the chan-
nel and calculating the averaged value of the results.
With 2D-PPC (2× 2), the results show that the average
number of detected faults is 3.6370 which is better than
SECDED and Hamming code (2 and 1 faults, respec-
tively). However, the in-depth analysis using Monte-
Carlo simulation also points out that only 56.69% and
36.05% of 3-faults and 5-faults cases, respectively, were
detected. This is due to the drawback of the 2D-PPC
that it cannot detect the kind of pattern as shown
in Figure 5. Even though, 2D-PPC provides excellent
performance with a higher number of data’s bit-width
because there is less chance for the worst cases of 2D-
PPC to happen. As we calculate, the probability of hav-
ing an undetected pattern is P = P3f ,TSV
4MN
(M+1)2(N+1)2 .
By having a larger number of data bit-width, both M
and N increase. Therefore, the probability of undetected
pattern is decreased. In fact, the results show that more
than 99% of 4+ fault patterns have been detected. The
three faults pattern detection rates of 4× 4, 8× 8 and
16 × 16 are 82.39%, 93.91% and 98.14%, respectively.
In summary, the detection rate of 2D-PPC is extremely
high, especially with higher data’s bit-width.
4.2 Hardware Implementation
The hardware implementations of 2D-PPC are pre-
sented in Figure 9. For a fair comparison, the Enc_Error
signal is optimized in the synthesizing process. This
part will be separately evaluated in Section 4.4. Here,
we compare 2D-PPC to SECDED and Hamming with
the same data bit-width. We also add the results
from [28] and [29] which provide two or three adjacent
fault correction coding techniques. The results from [28]
and [29] are presented in both area and delay opti-
mization while our design simply targeted for timing
optimization.
The results demonstrate that 2D-PPC provides sev-
eral benefits over SECDED and Hamming. The com-
plexities of 2D-PPC’s encoders and decoders are lower
than the other two. In particular, the area cost of the
encoder and decoder for 64-bit of 2D-PPC are 17.01%
and 15.95% less than the SECDED’s ones. The latency
of 2D-PPC encoders and decoders are also smaller
thanks to the narrower XOR trees. For 64-bit, they are
22.67% and 49.38% lower than the SECDED’s ones. In
comparison to the best area optimized (AO) results
in [28] and [29], and despite the fact that we use more
parity bits, the proposed design (encoder and decoder)
only incurs 15.96% and 14.20% extra area cost, respec-
tively. The best delay optimized (DO) design in [28]
and [29] reduces the latency by 67.14% and 64.29%
when compared to 2D-PPC; however, their complexities
are 8 times higher.
Detailed results of 64 data bit-width implementa-
tions are shown in Table I. Besides the works in [28]
and [29], we also perform the comparison with results
obtained from [17] which are implemented in 65 nm
technology. Even when scaling to 45 nm, the area cost
of Hamming Product Code (HP-HARQ-II) in [17] is
8.11 times higher than 2D-PPC. The BCH [17] code
provides multi-bits correction; however, its complexity
is 50 times more than the proposed one. HP-HARQ-
II’s and BCH’s latencies are 28.57% and 18.57% lower
despite using older technology. However, our latency
is still extremely low (0.58 ns and 0.82 ns). With the
delay complexity O(log2(
√
n)), the results are expected
to be lower with higher data-widths. Meanwhile, the
area cost is similar to Hamming and SECDED which
are two simple coding techniques. It is important to
mention that the area cost results have not taken into
account the area of TSV. As previously shown in the
coding rate evaluation in Figure 7, our design demands
more additional TSVs than the others. With the same
64 data bit-width, 2D-PPC uses 81 code-word bit-width
(or TSVs) while Hamming, SECDED, BCH use 71, 72
and 85 code-word bit-width (or TSVs), respectively.
4.3 Energy Evaluation
To understand the energy consumed by the proposed
2D-PPC, we investigate a pair of 8 × 8 encoder and
decoder. Furthermore, we compare the results with
SECDED (64,72) and Hamming (64,71). Here, we per-
form the energy per bit evaluation for several test cases:
fault-free, 1-fault, and 2-faults. With the 2-faults case,
HARQ is added. Note that the energy consumption is
only calculated for the encoder and decoder, the wire
and the register for ARQ is omitted to keep a fair com-
parison. Table II represents the energy evaluation. We
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Figure 9. Hardware implementation results.
Table I
Hardware Implementation Results: “AO" and “DO" are Area Optimization and Delay Optimization, Respectively.
Scaling from 65 nm to 45 nm Uses Equations on [43]
Scheme Tech. (nm) k (bit) n (bit)
Area Cost (µm2) Latency (ns)
Encoder Decoder Encoder Decoder
AO DO AO DO AO DO AO DO
Hamming [15] 45 64 71 193.1200 463.1060 0.69 1.58
SECDED [25] 45 64 72 234.6120 487.0460 0.75 1.62
HP + HARQ-II [17]
65 64 72 9792.5 0.41 0.59
45 (scaled) 64 72 4896.25 0.29 0.42
ARQ (CRC-5) [17]
65 64 69 3605.6 0.37 0.41
45 (scaled) 64 69 1802.8 0.26 0.29
BCH [17]
65 64 85 77353.2 0.42 0.72
45 (scaled) 64 85 38676.6 0.30 0.51
SEC-DAEC [28] 45 64 72 678 812 3106 4227 0.61 0.33 1.75 0.61
TAEC-64-v1 [29] 45 64 72 566 695 5279 7165 0.58 0.30 1.81 0.62
TAEC-64-v2 [29] 45 64 72 572 696 5158 6833 0.59 0.29 2.01 0.61
TAEC-64-v3 [29] 45 64 71 583 703 3672 4928 0.65 0.30 1.67 0.62
TAEC-64-v4 [29] 45 64 71 587 722 4563 5976 0.60 0.31 1.87 0.62
2D-PPC(8× 8) 45 64 81 194.7120 409.3740 0.58 0.82
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Table II
Energy Evaluation with NANGATE 45 nm, 250 MHz, Random 64
Data-Bit
Scheme Test Case
Energy per data bit (J/bit)
Encoder Decoder
Hamming(64,71)
free 1.0720e-13 3.3036e-13
one fault 1.0720e-13 3.5481e-13
SECDED(64,72)
free 1.2788e-13 3.2535e-13
one fault 1.2788e-13 3.7926e-13
two faults 1.2788e-13 3.0654e-13
2D-PPC(64,81)
free 8.5882e-14 5.0275e-13
one fault 8.5882e-14 5.0526e-13
two faults 8.5882e-14 5.0965e-13
Table III
Brute-Force Fault Detection Simulation Results of
2D-PPC(8× 8)’s Encoder and Decoder
Cases Encoder Decoder
Gates 127 307
Detection signal Enc_Error NACK
Faults
Inserted 127 (100%) 307 (100%)
Self-corrected - 116 (37.78%)
Detected 127 (100%) 12 (3.91%)
Undetected 0 179 (58.31%)
perform the encoding and decoding of a randomized
64-bit data. The number of flits is 1000 and the clock
frequency is 250 MHz. The power estimation is done
using Synopsys PrimeTime.
Thanks to the simplicity of the encoding process, our
decoder consumes less energy per bit than SECDED
and Hamming codes (-32.84% and -19.86%). However,
because of having more codeword-bit (81-bit instead
of 71-bit and 72-bit), our decoding process demands
more energy. Without fault, our decoder consumes
52.94% and 55.30% more energy than Hamming’s and
SECDED’s decoders. In summary, our encoding and de-
coding processes together consume 28.90% and 17.43%
additional energy when compared to Hamming and
SECDED.
4.4 Self-checking encoders/decoder
In this section, we evaluate the ability to self-check
the correctness of encoders and decoders. Here, we
insert faults in the netlist file using Python and Regular
Expression. For each gate in the netlist, we attach it with
an error injector which can toggle or prefix the output
value of the gate to create stuck-at faults or single event
upset. Then, a controller is used to select which gate is
injected. The post-synthesized netlist is processed using
Python and the Regular Expression library to allow
inserting faults in each gate of the design. Instead of
using a Monte-Carlo simulation as in [44], due to the
small number of gates in both encoder and decoder, we
use the brute-force simulation to find out the detection
coverage. In order to test the correctness of the encoder
and decoder, we insert 1000 flits and monitor whether it
can correctly detect the fault. Here, we use the SECDED
(8 × 8). As previously mentioned, the design in this
section is implemented separately. The Enc_Error signal
is optimized during the synthesis process since it is
always ‘0’. By conservatively keeping this signal in
Design Compiler, we can perform the self-checking
process. This encoder uses 127 gates instead 122 gates
in the optimized version.
As shown in Table III, the encoder can detect all self-
inserted faults. Because the u bit is taken from either
uc or ur, faults on unselected branch do not corrupt
the codewords. The decoder can self-correct 116 out of
306 faults thanks to the correctability of the decoder.
The further impact of 12 other faults can be detected
by the decoder which sends out NACK. Lastly, there
are 178 out of 307 faults (58.31%) that have have led to
corruptions without being corrected or detected.
In summary, the encoder can completely detect any
single fault inside itself. The decoder can self-correct
and self-detect around 40% of single faults. Since the
stress caused by the TSV implementation could be crit-
ical and contribute to the increase in fault probability
of any circuit, the high reliability of the encoder and
decoder is extremely important.
5 Conclusion
This paper presents the 2D Parity Product Code (2D-
PPC) to enhance the reliability of TSV-based 3D-IC
designs. By exploiting the inherent 2D array organi-
zation of TSVs, the proposed approach can efficiently
represent the fault manifestation in TSV-based systems
allowing it to correct one and detect at least two faults
in a set of TSVs. In addition, 2D-PPC was designed to
be self-aware and was capable to detect possible fault
occurrences in the router’s encoders/decoders.
From the conducted experiments, and in contrast
to conventional coding schemes that are limited to
detecting two faults at most, the proposed 2D-PPC
has demonstrated its ability to detect over 71 faults
on average, for a 64 data bit-width case. Our analysis
also showed that the delay complexity of 2D-PPC is
O(log2(
√
n)) which is significantly lower than that
of Hamming/SECDED (O(log2(n))). Furthermore, the
2D-PPC’s encoder and decoder reduce the area cost
by 17.01% and 15.95%, and decrease the latency by
22.67% and 49.38% when compared to the SECDED
ones, respectively.
As a future work, we plan to apply the 2D-PPC to a
dedicated 3D-ICs architecture (e.g., 3D-RAM, 3D-NoCs)
to investigate the impact on the overall system. Extend-
ing the technique with adaptive coding and different
based coding methods is another possible direction.
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